N(IOS storage array has been described. This approach appears to be at an early stage in its development and, with appropriate work in this area, the future for this typeof memory is bright. 
Modeling and Simulation of Insulated-Gate Field-Effect
Transistor Switching Circuits u HAROLD
SHICHMAN, MEMBER, IEEE, AND DAVID A. HODGES, MEMBER, IEEE
Abstract-A n ew equivalent circuit for the insulated-gate fieldeffect transistor (IGFET) is described. This device model is particularly useful for com pu t er -a ided analysis of monolithic in t egr a t ed IGF E T swit ch in g cir cu it s. Th e results of com pu t er sim u lations using the n ew equ iva len t cir cu it a re in close a gr eem en t wit h exper im en t a l obser va t ion s. As an exa m ple of a pr a ct ica l a pplica t ion , sim u la t ion results a re sh own for an in t egr a t ed cir cu it IGF E T m em or y cell. The above combination of features is not available with previously reported IGFET equivalent circuits [4], [5] .
I. INTRODUCTION

III. DEVICE ANALYSIS
The present approach to the modeling problem is influenced by the nature of results desired in simulation and by the typical IGFET geometry in integrated circuit realization.
Because 
Iv. IGFET EQUIVALENT CIRCUIT
Complete IGFET circuit models are shown in Figs. 2 and 3 for n-channel and p-channel devices, respectively. Resistors R I and R 2 represent the series resistance between the ohmic contacts and the active region. R 3 and R1 are the spreading resistances from source and drain junctions into the substrate region. In many cases, the lumped resistances shown here are only a crude approximation of reality.
However, in typical operation, the voltage drops across these elements are so small (in the millivolt range) that they have little effect on circuit performance.
CGS and CG~are the two lumped components of gate capacitance, as previously discussed. The value chosen for CGs and C~~is one half of the gatechannel capacitance.
The two diodes represent the junctions between the drain and substrate and between the source and substrate, respectively.
The capacitances CsD and Css, which are drawn in dotted lines, are the depletion capacitances of these junctions.
They are shown separately in Figs. 2 and 3 to define the capacitances Cs~and C~s, which will be used later. The charge-control diode model shown in Fig. 4 is used to characterize the source-tosubstrate and drain-to-substrate junctions [7] . Note that the junction depletion capacitance is a part of the model. The application of the charge-control model permits consideration of minority carrier charge storage, which is present if these junctions become forward biased.
The dependent drain current source Id represents the current flowing between the drain and source via the and electrostatic drain-source coupling. Fig. 6 illustrates that these effects result in a finite slope of the characteristic curves, beyond pinchoff, which is proportional to the current at the pinchoff point. A more detailed representation of the drain current source may be used [9] . However, our experience indicates that the equations shown here are adequate for simulation of large signal switching circuits. The equations in Fig. 5 , despite the complexity arising from the conditional equalities, are easily programmed on a digital computer.
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V. EXPERIMENTATION VERIITCATION
For confirmation of the validity of the model, the cascaded inverter circuit of Fig. 7 was simulated and the results compared with experimental measurements. The devices used were discrete p-channel enhancementmode IGFETs having a geometry similar to integrated devices and with a separate substrate contact available at a fourth lead. This permitted a common substrate connection for all devices, as would be found in an integrated circuit. All capacitances, as well as the constants All, K2, V~o) and 1 were measured.
other device parameters were calculated from device geometry, diffusion specifications, and appropriate physical constants. The results of the measurements and the predicted response for the output voltage of the cascaded inverter circuit are shown in Fig. 8 . The dotted line" was obtained experimentally.
The solid line was computed using the IGFET model and the circuit analysis program. A single curve shows the input for both the analytical and experimental input signal. It should be noted that no shift of either vertical or horizontal axis was required to obtain the agreement between experimental and analytic curves shown in Fig, 8 . The computed output is within 5 percent of the experimental result, which was taken with a chart recorder driven from a sampling oscilloscope. The computer time for this problem was less than one minute using a GE 645. Fig. 9 is a photmmicrograph of an integrated circuit IGFET memory cell. Fig. 10 is a schematic of the memory cell that shows the IGFET model substituted for three of the devices on the right half of the cell. The 20-pF capacitors and the 6.8-k~resistors simulate the loading effect of other components that would be present in a memory system. The predicted performance of the memory cell during the entire read-write cycle is shown in Fig. 11 .
VI. PRACTICAL APPLICATION OF IGFET MODEL
The initial conditions are chosen such that the left side of the flip-flop is conducting. The cycle begins when the word line W is brought down to zero volts. Current flows out through the left-hand gating IGFET and begins to charge the 20-pF digit line capacitance.
The waveform is shown in the lower left corner of Fig 11. This signal is the input to a detector that generates a logic-level data output pulse.
Following the read operation, a signal is. applied to point D to write new information into the cell. The Resu lt s of t wo com pu t er sim u la t ion runs. Solid traces sh ow cell swit ch in g; dot t ed traces sh ow cell r et u r n in g to or igin a l state, solid traces show the drive signal and response when the desired change of state takes place. The dotted traces show the results of a second simulation in which the drive signal was not adequate to cause the desired change of state.
The cell readout behavior and switching sensitivity, as shown in Fig. 11 , have been confirmed by experimental measurements.
It should be noted that a direct comparison of experimental and analytical data at internal nodes of this circuit is not practical. The capacitance of a probe would alter significantly the actual circuit response.
Less than was required Fig. 11 
